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Abstract—This letter demonstrates a novel twin poly-Si thin-
film transistor (TFT) electrical erasable PROM (EEPROM) that
utilizes trigate nanowires (NWs). The NW TFT EEPROM has su-
perior gate control because its trigate structure provides a higher
memory window and program/erase (P/E) efficiency over those of
a single-channel one. For endurance and retention, the memory
window can be maintained at 1.5 V after 103 P/E cycles and 25%
charge loss for ten years of NW twin poly-Si EEPROM. This
investigation explores its feasibility in future active matrix liquid
crystal display system-on-panel and 3-D stacked Flash memory
applications.
Index Terms—Active matrix liquid crystal display, electrical
erasable PROM (EEPROM), nanowires (NWs), poly-Si thin-film
transistors (TFTs), system-on-panel, trigate, 3-D.
I. INTRODUCTION
E LECTRICAL erasable PROM (EEPROM) based on poly-Si thin-film transistors (TFTs) has attracted much atten-
tion for use in system-on-panel because of its high performance
and ease of integration [1]–[3]. These nonvolatile memory
devices, using poly-Si and embedded on glass, can increase
the function and flexibility of circuits associated with the dis-
play [4]. The most successful technology based on nonvolatile
memory applications is Flash memory, since it is small and so
has low cost [5]. Although Flash is aggressively being scaled,
following Moore’s law is becoming increasingly difficult with
the device fabrication and the physics limitations of the device.
Three-dimensional multilayer-stack memories may be the fu-
ture of high-density memory solution [6], [7].
A simple EEPEROM that uses twin poly-Si TFTs has been
proposed to realize the aforementioned applications [2], [3].
Based on our previous work [8], a poly-Si TFT that utilizes
nanowires (NWs) offers a significant performance improve-
ment. In this letter, a novel twin poly-Si TFT EEPROM with a
trigate NW structure is further fabricated. The effects of device
dimensions, performance, and reliability are addressed.
II. DEVICE STRUCTURE AND FABRICATION
In this letter, two-type twin poly-Si TFT EEPROMs, one with
ten NWs and the other with a single-channel (SC) structure,
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Fig. 1. (a) Schematic of the twin poly-Si TFT EEPROM cell with ten NWs.
Capacitance area ratio (W2L : W1L) of 4:1 is optimal in this letter. (b) TEM
image of trigate NW twin poly-Si TFT EEPROM with a fin width of 75 nm,
two fin heights of 40 nm, and tunnel SiO2 of 16.5 nm. The effective channel
width is 1.55 μm [(75 nm + 40 nm× 2)× 10)].
were fabricated. Fig. 1(a) shows the top-view structure of the
NW twin poly-Si TFTs EEPROM. The gate electrodes of two
TFTs are connected to form the floating gate, while the source
and drain of the larger TFT (T2) are connected to form the con-
trol gate. Fig. 1(b) shows the transmission electron microscopic
(TEM) image of the NW EEPROM perpendicular to the gate
direction; the NWs are surrounded by the gate electrode as a
trigate structure with an effective width of 155 nm.
The devices were fabricated on 6-in silicon wafers with a
400-nm-thick layer of thermal oxide layer substrate. A thin
50-nm-thick undoped amorphous-Si (a-Si) layer was deposited
by low-pressure chemical vapor deposition (LPCVD) at 550 ◦C.
The deposited a-Si layer was then solid-phase recrystallized at
600 ◦C for 24 h in nitrogen ambient. The device active patterns
were formed by electron beam (Ebeam) direct writing and
transferred by reactive ion etching (RIE). For a gate dielectric, a
16.5-nm-thick layer of tetra-ethyl-ortho-silicate (TEOS) oxide
as tunneling oxide was deposited by LPCVD. Then, a 150-nm-
thick poly-Si layer was deposited and transferred to a floating
gate by Ebeam direct writing and RIE. Then the T1 and T2 self-
aligned source/drain and gate regions were formed by the im-
plantation of phosphorous ions at a dose of 5× 1015 cm−2. The
dopant was activated by ultrarapid thermal annealing at 1000 ◦C
for 1 s in nitrogen ambient. Then, a 300-nm-thick TEOS-
oxide layer was deposited as the passivation layer by LPCVD.
Next, the contact holes were defined, and 300-nm-thick AlSiCu
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Fig. 2. Id–Vg transfer characteristics of the twin poly-Si TFT EEPROM before and after programming: (a) NWs and (b) SC. The threshold voltage (Vth) was
defined by a drain current Id = 10 nA× (W/L) at Vds = 1 V.
Fig. 3. (a) CHE programming and (b) FN erasing characteristics of twin poly-Si TFTs EEPROM with NWs and SC.
metallization was performed. The devices were then sintered at
400 ◦C in nitrogen ambient for 30 min.
III. RESULTS AND DISCUSSION
Fig. 2(a) and (b) shows the Id–Vg for twin poly-Si EEPROM
with NWs and SC, respectively. The devices were programmed
by channel hot electron (CHE) injection at Vgs = 18 V and
Vds = 6 V. The NW EEPROM has a larger memory window of
3 V than SC, which has a memory window of 1 V. In program-
ming, the electrons are accelerated and injected into T1 through
tunnel oxide. The tunnel oxide of NW EEPROM is surrounded
by the gate electrode in a trigate structure [Fig. 1(b)]. According
to the lucky electron model of CHE [9], the NW EEPROM
has a higher vertical oxide field at the corner of trigate of the
gate edge near the drain side than does the SC EEPROM [10].
Therefore, the NW EEPROM has a larger injection current,
which contributes to its memory window being larger than that
of the SC one. Fig. 3(a) and (b) shows the CHE programming
and Fowerler–Nordheim (FN) erasing characteristics of NW
and SC twin poly-Si EEPROMs, respectively. Similarly, NW
EEPROM has higher program/erase (P/E) efficiency than SC
due to its higher vertical oxide field.
Fig. 4. Endurance characteristics of SC (L/W1/W2 = 2 μm/1.6 μm/
6 μm) and NW (L/W1/W2 = 2 μm/155 nm× 10/6 μm) EEPROM.
Fig. 4 shows the P/E cycling endurance characteristics by
CHE programming and FN erasing. For the both NW and SC
EEPROMs, the ΔVth decreases with P/E cycling numbers
increasing. This can be explained by the electron trapping and
detrapping effects in tunnel oxide. At the beginning of CHE
programming, electrons are trapped in the existing trap states
of tunnel oxide during programming, which reduces the oxide
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Fig. 5. Retention characteristics of SC (L/W1/W2 = 2 μm/1.6 μm/6 μm)
and NW (L/W1/W2 = 2 μm/155 nm× 10/6 μm) EEPROM with and
without NH3 plasma passivation at 85 ◦C. The P/E voltages are at Vgs = 18 V,
Vds = 6 V, tp = 1 s and Vgs = −14 V, Vds = 0 V, te = 1 s. The inset plot
shows the memory window as function of retention time.
field and suppresses electron injection into the floating gate.
In addition, the trap states of tunnel oxide accumulate with
P/E cycle numbers increasing. However, in the erasing state,
the trapped electron in the tunnel oxide can be fully detrapped
due to FN erasing. Meanwhile, in this letter, the tunnel oxide
was TEOS oxide and formed by LPCVD, which has lower
charge-to-breakdown characteristics than thermal oxide and
N2O-plasma oxide [3]. As the results, after 103 P/E cycles,
the abnormal increasing of endurance characteristics shows
the TEOS-oxide breakdown effect. Nevertheless, NWs still
have acceptable memory window of ΔVth = 1.5 after 103
cycling numbers due to its high ΔVth at the initial state. The
high temperature retention characteristics of EEPROMs are
shown in Fig. 5. For improving the retention characteristics,
the NH3 plasma passivation at 300 ◦C with 1 h was applied. As
the results, the memory devices with NH3 plasma passivation
depict a better retention performance than that without NH3
plasma passivation. The significant improvement of retention
suggests that the nitrogen passivated at the SiO2/poly-Si
interface and hydrogen passivated the dangling bonds at poly-Si
grain boundaries [11] both help the tunnel SiO2 strength. In
addition, the SC EEPROM shows better retention than NW
EEPROM. This result reveals that NWs have higher electrical
field at the trigate corner. Trigate can improve P/E speed;
however, it degrades the retention for the same reason. The
inset plot in Fig. 5 shows the retention of NW EEPROM with
NH3 plasma passivation. For ten-year data storage requirement,
the memory window still has 2 V.
IV. CONCLUSION
A novel trigate NW twin poly-Si TFT EEPROM was de-
veloped. Experimental results demonstrate that the trigate NW
structure supports a large memory window and high P/E effi-
ciency because of its high oxide electrical field in the corner.
The P/E cycles can achieve 103 times with ΔVth = 1.5. The
retention can be improved by NH3 plasma passivation. This
trigate NW twin poly-Si TFT EEPROM can be easily incor-
porated into an active matrix liquid crystal display array press
and SOI CMOS technology without any additional process.
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